

United States Patent and Trademark Office

54

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/843,649	04/27/2001	Kenji Morita	Q64244	7847	
75	7590 08/09/2005			EXAMINER	
SUGHRUE, MION, ZINN, MACPEAK & SEAS, PLLC 2100 PENNSYLVANIA AVENUE, N.W.			PHAM, THIERRY L		
	N, DC 20037-3213	••	ART UNIT PAPER NUMBER		
	•		2624		

DATE MAILED: 08/09/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	1					
	Application No.	Applicant(s)				
	09/843,649	MORITA ET AL.				
Office Action Summary	Examiner	Art Unit				
	Thierry L Pham	2624				
The MAILING DATE of this communication a Period for Reply	appears on the cover s	heet with the correspondence ac	Idress			
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory peri - Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the may earned patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, howevereply within the statutory minim od will apply and will expire Sizetute, cause the application to be	er, may a reply be timely filed num of thirty (30) days will be considered time X (6) MONTHS from the mailing date of this o ecome ABANDONED (35 U.S.C. § 133).				
Status		·				
1) Responsive to communication(s) filed on 🗓	10[75]					
	his action is non-final.					
• •						
Disposition of Claims						
4) Claim(s) 1-5 is/are pending in the applicatio 4a) Of the above claim(s) is/are witho 5) Claim(s) is/are allowed. 6) Claim(s) 1-5 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and	Irawn from considerat					
Application Papers						
9)☐ The specification is objected to by the Exam 10)☒ The drawing(s) filed on 21 August 2001 is/an Applicant may not request that any objection to to Replacement drawing sheet(s) including the com 11)☐ The oath or declaration is objected to by the	re: a) accepted or he drawing(s) be held in rection is required if the	abeyance. See 37 CFR 1.85(a). drawing(s) is objected to. See 37 C	FR 1.121(d).			
Priority under 35 U.S.C. § 119			-			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documed 2. Certified copies of the priority documed 3. Copies of the certified copies of the papplication from the International Bures * See the attached detailed Office action for a light series.	ents have been receiv ents have been receiv riority documents hav eau (PCT Rule 17.2(a	red. red in Application No e been received in this National i)).	I Stage			
Attachment(s)			,			
1) Notice of References Cited (PTO-892)		iterview Summary (PTO-413)				
 Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date <u>11/18/2002</u>. 	08) 5) 🔲 N	aper No(s)/Mail Date otice of Informal Patent Application (PT ther:	O-152)			

Art Unit: 2624

DETAILED ACTION

- This action is responsive to the following communication: a non-provisional application filed on 4/27/01.
- Claims 1-5 are pending in application.
- Responsive to Defected/Unsigned Declaration has been received/acknowledged on 8/21/01.
- Submission of Formal Drawings have been received and acknowledged on 8/21/01.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-5 are rejected under 35 U.S.C. 102(e) as being anticipated by Kamada et al (US 6388675).

Regarding claim 1, Kamada discloses an image processing device (image processing apparatus, fig. 4, col. 3, lines 59-61), comprised of a first storage device (memory 3, fig. 4), which stores n-bit image data (8-bits picture data "PIC1", fig. 4, col. 3, lines 65-67),

• an image data converter (CPU 1, fig. 1), which converts said n-bit image data into m-bit (CPU 1 transfers color palette (8 bits) data from memory 3 to color palette storage 13 (24 bits) by means of comparison/collation of registered palette address with color palette values, col. 4, lines 10-24) (where n<m) image data, and (inherently, 24 bits is greater than 8 bits, for example, picture data contains 8 bits image data and 24 bits of color palette values and 24 bits of color palette is transferred to color palette storage section, which further transmitted to a display device, figs. 4-7)

Application/Control Number: 09/843,649

Art Unit: 2624

• a second storage device (color palette storage/control block 13 for storing data transferred from memory 3, fig. 4, col. 4, lines 10-23), which stores said m-bit image data resulting from data conversion,

Page 3

• said image processing device being characterized in that said first storage device (memory 3 stores both picture data [8 bits] and color palettes [24 bits], fig. 4 and col. 3, lines 65 to col. 4, lines 6 and col. 4, lines 40-42, also see figs. 5a-5b for 24 RBG bits) stores m-bit color pallet data corresponding to said n-bit image data and said image data converter converts (CPU 1 transfers color palette data from memory 3 to color palette storage 13 by means of comparison/collation of registered palette address with color palette values, col. 4, lines 10-24) said n-bit image data into m-bit image data by collation of said n-bit image data with said m-bit color pallet data and then transfers said m-bit image data to said second storage device (color palette storage/control block 13 for storing data transferred from memory 3, fig. 4, col. 4, lines 10-23). Please note: According to the original filed specification, the method for converting nbits to m-bits involves collating the index value of image data (i.e. 8 bits) with color palette values (i.e. 16 bits) and transfers the color palette values (16 bits) to a second storage area, please see figs. 7 & 10 for "conversion process". Kamada explicitly discloses the same method for converting picture data (i.e. picture data contains 8 bits image data and 24 bits of color palette values) and 24 bits of color palette is transferred to color palette storage section, which further transmitted to a display device, figs. 4-7.

Regarding claim 2, Kamada discloses an image processing device (image processing apparatus, fig. 4, col. 3, lines 59-61), comprised of a first storage device (memory 3, fig. 4), which stores n-bit image data (8-bits picture data "PIC1", fig. 4, col. 3, lines 65-67),

• an image data converter (CPU 1, fig. 1), which converts said n-bit image data into m-bit (where n<m) image data (CPU 1 transfers color palette data from memory 13 to color palette storage 13 by means of comparison/collation of registered palette address with color palette values, col. 4, lines 10-24),

Art Unit: 2624

• a second storage device (color palette storage/control block 13 for storing data transferred from memory 3, fig. 4, col. 4, lines 10-23), which stores said m-bit image data resulting from data conversion, and

- a display device (display 4, fig. 4), which displays, as image information, said m-bit image data read out from said second storage device (display color palette values, which represents higher bits than picture data, col. 4, lines 56-58),
- said image processing device being characterized in that said image data converter converts (CPU 1 transfers color palette data from memory 13 to color palette storage 13 by means of comparison/collation of registered palette address with color palette values, col. 4, lines 10-24) said n-bit image data, stored in said first storage device, into m-bit image data for each pixel (fig. 5a-5b) that comprises said image information that is to be displayed on said display device (display device 4, fig. 4) and then transfers said m-bit image data to said second storage device.

Regarding claim 3, Kamada further discloses an image processing device as set forth in claim 1, wherein said image data converter successively acquires (i.e. successively scans and converts picture area via corresponding by palette number, fig. 7c) said n-bit image data for single image information that have been transferred from said first storage device and the m-bit (where n<m) color pallet data corresponding to the image data and acquires said color pallet data for each pixel (i.e. one dot, col. 6, lines 10-11) that comprises said single image information and then transfers converted m-bit imaged data to said second storage device (CPU 1 transfers color palette data from memory 13 to color palette storage 13 by means of comparison/collation of registered palette address with color palette values, col. 4, lines 10-24).

Regarding claim 4, Kamada further discloses an image processing device as set forth in claim 2, wherein said image data converter successively acquires (i.e. successively scans and converts picture area via corresponding by palette number, fig. 7c) said n-bit image data for single image information that have been transferred from said first storage device and the m-bit (where n<m) color pallet data corresponding to the image data and acquires said color pallet data for each pixel that comprises said single image information and then transfers converted m-bit data to said second storage device (CPU 1 transfers color palette data from memory 13 to color

Art Unit: 2624

palette storage 13 by means of comparison/collation of registered palette address with color palette values, col. 4, lines 10-24).

Regarding claim 5, Kamada discloses an image data conversion method, with which n-bit image data (8-bits picture data "PIC1", fig. 4, col. 3, lines 65-67), stored in a first storage device (memory 3, fig. 4), and m-bit (where n<m) color pallet data (24 bits color palette data, fig. 4), which correspond to the image data and are stored in the first storage device, are used to perform conversion, said image data conversion method being characterized in that the n-bit image data and the m-bit color pallet data are acquired from said first storage device and the n-bit image data are converted to m-bit image data by collation of the acquired n-bit image data with said mbit color pallet data (CPU 1 transfers color palette data from memory 13 to color palette storage 13 by means of comparison/collation of registered palette address with color palette values, col. 4, lines 10-24). Please note: According to the original filed specification, the method for converting n-bits to m-bits involves collating the index value of image data (i.e. 8 bits) with color palette values (i.e. 16 bits) and transfers the color palette values (16 bits) to a second storage area, please see figs. 7 & 10 for "conversion process". Kamada explicitly discloses the same method for converting picture data (i.e. picture data contains 8 bits image data and 24 bits of color palette values) and 24 bits of color palette is transferred to color palette storage section, which further transmitted to a display device, figs. 4-7.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thierry L Pham whose telephone number is (571) 2727439. The examiner can normally be reached on M-F (9:30 AM - 6:00 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David K Moore can be reached on (571)272-7437. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/843,649

Art Unit: 2624

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Thierry L. Pham

-P:P

DAVID MOORE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600

Maridhoe

Page 6